HLS meaning in Medical ?

Answer:

What is High Level Synthesis mean?

High-level synthesis (HLS), sometimes referred to as C synthesis, electronic system-level (ESL) synthesis, algorithmic synthesis, or behavioral synthesis, is an automated design process that takes an abstract behavioral specification of a digital system and find a register-transfer level structure that realizes the given behavior.

Synthesis begins with a high-level specification of the problem, where behavior is generally decoupled from low-level circuit mechanics such as clock-level timing. Early HLS explored a variety of input specification languages, although recent research and commercial applications generally accept synthesizable subsets of ANSI C/C++/SystemC/MATLAB. The code is analyzed, architecturally constrained, and scheduled to transcompile into a register-transfer level (RTL) design in a hardware description language (HDL), which is in turn commonly synthesized to the gate level by the use of a logic synthesis tool.

The goal of HLS is to let hardware designers efficiently build and verify hardware, by giving them better control over optimization of their design architecture, and through the nature of allowing the designer to describe the design at a higher level of abstraction while the tool does the RTL implementation. Verification of the RTL is an important part of the process.

Hardware can be designed at varying levels of abstraction. The commonly used levels of abstraction are gate level, register-transfer level (RTL), and algorithmic level.

While logic synthesis uses an RTL description of the design, high-level synthesis works at a higher level of abstraction, starting with an algorithmic description in a high-level language such as SystemC and ANSI C/C++. The designer typically develops the module functionality and the interconnect protocol. The high-level synthesis tools handle the micro-architecture and transform untimed or partially timed functional code into fully timed RTL implementations, automatically creating cycle-by-cycle detail for hardware implementation. The (RTL) implementations are then used directly in a conventional logic synthesis flow to create a gate-level implementation.

reference

Full Form	Category
Harvard Law School	Academic & Science
Hospital Libraries Section	Academic & Science
Hispanic Linguistics Symposium	Academic & Science
HMW Library System	Academic & Science
Human Landing System	Academic & Science
St Helens	Airport Code
Huntington Locomotive Shop	Business
Healthcare Linen Specialists	Business
Huntingdon Life Sciences	Business
Harrington Limousine Service	Business
Helesi	Business
Hillcrest Litigation Services Ltd	Business
HopeLess Score	Community
Harvard Law School's	Community
Hue-Lightness-Saturation	Computing
Hue Lightning Saturation	Computing
High Level Service	Computing
Home Location Server	Computing
Halt Line State	Computing
Hardware Logic Synthesis	Computing
Hue, Luminance, Saturation	Electronics
Hills	General
His LordShip	General
Hot Looks School	General
Hans Leo Senden	General
High Luxury Sedan	General
Hydraulic Lift Suspension	General
Habtoor Leighton Specon	General
High Low Strobe	General
High Level Syntax	General
Hue Lightness and Saturation	General
Hessler Last Slot	General
Https Live Stream	General
Heavy Louisiana Sweet	General
Hefei Light Source	General
Heritage Landscape Services	General
Her Ladyship	General
High Line Super	General
Head Lamps	General
Hydraulic Lift System	General
Headlight Switch	General
Hard Luck Story	Governmental
Helicopter landing site	Governmental
Helpful Law Student	Governmental
HTTP Live Streaming	Internet
Healthcare Linen Specialist	Jobs
High Level Synthesis	Medical
Healthy Lifestyle Survey	Medical
Hippel-Lindau syndrome	Medical
hyperlipidaemic serum	Medical
Hook, Line, and Sinker	Messaging
High Line Speed	Networking
Household Livelihood Security	Real Estate
St. Helens, Tasmania, Australia	Regional